

**REMARKS**

The Final Action dated March 28, 2006 in this Application has been carefully considered. Claims 2-10, 12-16, 18, and 19 are pending. The above amendments and the following remarks are presented in a sincere attempt to place this Application in condition for allowance. Claims 2-10 and 12-16 have been amended in this Response. Claims 1, 11, and 17 have been cancelled in this Response. Claim 18 has been determined by the Examiner to be in condition for the allowance. Applicants thank the Examiner. Claim 19 is new and is added in this Response. Reconsideration and allowance are respectfully requested in light of the above amendments and following remarks for those Claims not in condition for allowance.

Applicants respectfully request that Claims 1, 11, and 17 be cancelled.

Claim 18 stands allowed. In his statement of reasons, the Examiner noted that “none of the references cited, either alone or in combination discloses or renders obvious a microprocessor ‘for executing at least one instruction. . . comprising. . . control logic that is at least configured to. . . generate at least two instruction-valid control bits. . . enable the first clock and second clock in response to a scan mode signal. . . disable the first clock by the first instruction-valid control bit in response to a first stop control signal and disable the second clock by the second instruction-valid control bit in response to a second stop control signal. . .’” Final Action, at Page 12.

Applicants have submitted new Claim 19 in this Response. Applicants respectfully request that new Claim 19 be entered. As shown above, new Claim 19 recites, in relevant part, “A method for dynamically reducing power consumption in a microprocessor configured for executing at least an instruction. . . comprising. . . generating at least two instruction-valid control bits. . . generating a scan mode signal, wherein in response to the scan mode signal, the instruction-valid control bits enable the first clock and the second clock. . . and disabling the first clock by a first instruction-valid

control bit in response to a first stop control signal and disabling the second clock by a second instruction-valid control bit in response to a second stop control signal.” Applicants note that the language tracks that of allowed Claim 18. Accordingly, Applicants respectfully request that new Claim 19 be entered and allowed.

Claims 2-10 have been amended to depend from and further limit allowed Claim 18. Accordingly, Applicants respectfully request that the amendments to Claims 2-10 be entered and that amended Claims 2-10 be allowed.

Claims 12-16 have been amended to depend from and further limit new Claim 19. Applicants therefore respectfully submit that, as amended, Claims 12-16 would be in condition for allowance. Accordingly, Applicants respectfully request that the amendments to Claims 12-16 be entered and that amended Claims 12-16 be allowed.

Claims 1-3, 8, 11-13, and 17 stand rejected under 35 U.S.C. § 103(a) in view of U.S. Patent Publication No. 2002/0116181 to Khan et al. (“Khan”) and U.S. Patent 6,611,920 to Fletcher et al. (“Fletcher”). Insofar as these rejections may be applied against the amended Claims, they are traversed and deemed overcome. In particular, Applicants note that Claims 1, 11, and 17 have been cancelled in this Response. Additionally, Claims 2-10 have been amended to depend from allowed Claim 18 and Claims 11-16 have been amended to depend from new Claim 19. As such, Applicants respectfully submit that these rejections are moot.

Claims 4-7, 9 and 14-16 stand rejected under 35 U.S.C. § 103(a) in view of Khan, Fletcher, and U.S. Patent 6,304,125 to Sutherland (“Sutherland”). Insofar as these rejections may be applied against the amended Claims, they are traversed and deemed overcome. In particular, Applicants note that Claims 2-10 have been amended to depend from allowed Claim 18 and Claims 11-16 have

been amended to depend from new Claim 19. As such, Applicants respectfully submit that these rejections are moot.

Claim 10 stands rejected under 35 U.S.C. § 103(a) in view of Khan, Fletcher, and U.S. Patent 6,629,250 to Kopser et al. ("Kopser"). Insofar as this rejection may be applied against the amended Claim, it is traversed and deemed overcome. In particular, Applicants note that Claim 10 has been amended to depend from allowed Claim 18. As such, Applicants respectfully submit that this rejection is moot.


Applicants have now made an earnest attempt to place this Application in condition for allowance. For the foregoing reasons and for other reasons clearly apparent, Applicants respectfully request full allowance of Claims 2-10, 12-16, and 18-19.

Applicants do not believe that any fees are due; however, in the event that any fees are due, the Commissioner is hereby authorized to charge any required fees due (other than issue fees), and to credit any overpayment made, in connection with the filing of this paper to Deposit Account No. 50-0605 of CARR LLP.

Should the Examiner deem that any further amendment is desirable to place this application in condition for allowance, the Examiner is invited to telephone the undersigned at the number listed below.

Respectfully submitted,

CARR LLP

  
\_\_\_\_\_  
Gregory W. Carr  
Reg. No. 31,093

Dated: 5/26/06  
CARR LLP  
670 Founders Square  
900 Jackson Street  
Dallas, Texas 75202  
Telephone: (214) 760-3030  
Fax: (214) 760-3003